


HW - CH 7

7.2 Need to divide by 64; use MOD-64, 6-bit counter

$$64 \text{ kHz} \div 64 = 1 \text{ kHz} \text{ so use MOD } 64 \Rightarrow$$

$$\text{MOD } 2^6 = \text{MOD } 64, \text{ so use 6 FF-}$$



7.4 (a) 1024

10 bits means
counting is
up to 2^{10}
 $2^{10} = 1024$
so MOD 1024

(b) 250 Hz

Frequency of
MSB output is
INPUT CLK

$$\frac{1024}{256 \times 10^3} = 250 \text{ Hz}$$

(c) 50%

Since
output is
square wave
Duty cycle = 50%

(d) 3E8


$$\begin{array}{r} 16 \overline{) 1000} \\ \underline{62} \\ 3 \end{array}$$

8
14 (E)

3E8 is
the
count in
Hex

7.7 (a) See schematic

(b) 33 MHz




$$t_{pd} \text{ of FF} = 20 \text{ ns}$$

$$t_{pd} \text{ of gate} = 10 \text{ ns}$$

$$T_{clock} \geq 20 + 10 \text{ ns} = 30 \text{ ns}$$

$$f_{max} = \frac{1}{30 \text{ ns}} = 33 \text{ MHz}$$

7.12




$$f_{\text{output}} = 10 \text{ kHz} \quad \text{CLK} = 1 \text{ MHz}$$

$$\text{MOD} \# = \frac{\text{CLK freq}}{f_{\text{output}}} = 100$$

So MOD 100 counter is needed $2^6 = 64$ &
 $100 < 2^7 \rightarrow$ So 7 flip flops are needed

Binary of 100 is 01100100 $\Rightarrow$ Use a NAND gate whose inputs are Q_2, Q_5 , and Q_7

7.14



Note when $\text{dir} = 0$, the AND_n that gets connected to A, AB, ABC is activated because $\text{dir} = 1$. The signal that gets connected to these gates are $\bar{A}$ in inverted dir. Please understand h.o other case i.e. $\text{dir} = 1$